Level 2 Level 4
11 words 0 ignored
Ready to learn Ready to review
Check the boxes below to ignore/unignore words, then click save at the bottom. Ignored words will never appear in any learning session.
technique to improve processor performance: while one instruction is being fetched, another is being decoded, and another is being executed
without pipelining, parts of the CPU will be idle while other stages of the Fetch-Decode-Execute cycle are carried out, which is ...
in a buffer
instructions that are fetched while the processor performs other operations, are stored ...
processor pipelining can be divided into an instruction pipeline and an ...
the pipeline for the Fetch-Decode Execute cycle
an arithmetic pipeline is the pipeline for parts of arithmetic operations that can be broken down and overlapped as they are ...
a pipeline can have many ...
when parts of the CPU remain dormant as they wait for other parts to finish processing an instruction whose result is needed for the next one
when the CPU is able to fill pipeline bubbles with other non-dependent instructions from different threads
this process is required when a jump instruction causes the program counter to change (and so the pipeline needs to be reset)
a processor able to execute multiple instructions simultaneously on one core